Name of Faculty : SATYA V.F. Discipline : I&C Semester : 2nd sem Subject ADE Lesson Plan Duration : 15 weeks(from Mar2023 to June2023) Work Load (lecture/practical)per week (in hours) : Lectures- 03, practical- 04

Week	Theory		Practical	
	Lecture Day	Торіс	Practical Day	Practical Topic
1	1	Unit:1:1.1 Concept of insulators, conductors and semiconductors, doping, minority and majority	1	To Plot V-I characteristics of a PN junction diode on bread board.
	2	charge carriers.	2	To Plot V-I characteristics of a Zener diode on bread board
	3	1.2 P and N type semiconductors, PN junction diode, mechanism of current flow in PN	3	To Plot V-I characteristics of a PN junction diode on bread board.
		junction, forward and reverse biased PN junction, potential barrier, drift and diffusion	4	To Plot V-I characteristics of a Zener diode on bread board
2	4	currents, depletion layer. V-I characteristics of diodes.	5	Observe the output of waveform using bread board: a. Half- wave rectifier circuit using one diode b. Full-wave rectifier circuit using two diodes
	5	1.3 Concept of junction capacitance in forward and reverse biased condition. Characteristics	6	Bridge-rectifier circuit using four diodes
		and applications of Zener diodes. Zener and avalanche breakdown.	7	Observe the output of waveform using bread board: a. Half- wave rectifier circuit using one diode b. Full-wave rectifier circuit using two diodes
	6	1.4 Diode as rectifier:-Diode as half-wave, full wave and bridge rectifiers. Peak Inverse	8	Bridge-rectifier circuit using four diodes

		Voltage		Plotting of input and output characteristics and calculation
		voltage,		of perspectors of transistors in
				CE conference
	7	efficiencies and	9	CE configuration.
		ripple factor		
		calculations,		
		Concept of filters		
		Unit:2: 2.1		Plotting of input and output characteristics and calculation
		Concept of a		of parameters of transistors in
		bipolar transistor,		CB configuration.
		its structure, PNP		
3	8	and NPN	10	
5	C	transistors, their		
		symbols.		
		Concept of leakage		
		current		
		current.		Diatting of input and output abarratoristics and calculation
			11	a framework and output characteristics and calculation
			11	of parameters of transistors in
	9			CE configuration.
	,			Plotting of input and output characteristics and calculation
			12	of parameters of transistors in
				CB configuration.
		Transistor as an		Plotting of V-I characteristics of a FET.
		amplifier in CE		č
		Configuration.		
		Current		
	10	amplification	13	
	10	factors relation	15	
		h/w a B and y		
		$0/w$ u, p and γ ,		
		Comparison of CB,		
4				
	11	Unit:3: 3.1		Basic logic operations AND, OR, NOT gates on bread
		Construction,		board.
		operation and	14	
		characteristics of		
		FETs, FET as an		
		amplifier		
		3.2 Construction,	15	Plotting of V-I characteristics of a FET.
	12	operation and	16	Basic logic operations AND, OR, NOT gates on bread
		characteristics of a	10	board.
5	13	3.3 Comparison of		
		JFET, MOSFET	17	Verification of truth tables for NAND, NOR and Exclusive OR
		and BJT.		(EX-OR) and Exclusive NOR (EX-NOR) gates on bread board.
	14	Cl;ass test Unit	10	Realization of logic functions with the help of NAND or
		:1,2,3	18	NOR gates.
	15	Unit 4: 4.1	19	Verification of truth tables for NAND, NOR and Exclusive OR
		Distinction		(EX-OR) and Exclusive NOR (EX-NOR) gates on bread board.
		between analogue	20	Realization of logic functions with the help of NAND or
				NOR gates

		4.2 Number system		To design a half adder using XOR and NAND gates and
		Decimal Binary		verification of its operations
		octal and		vermeation of its operations.
		bayadaaimal		
		number system.		
	16	conversion	21	
		from decimal and		
		hexadecimal to		
		binary and vice-		
		versa. Binary		
		addition and		
		subtraction.		
6		4.3 Logic gates-		Construction of a full adder circuit using XOR and NAND
-		Definition, symbols		gates and verify its operation
		and truth tables of		
		NOT, AND, OR,		
	17	NAND, NOR,	22	
		EXOR Gates,		
		NAND and NOR		
		as universal gates.		
		4.4 Gate realization		To design a half adder using XOR and NAND gates and
		with CMOS	23	verification of its operations.
	18			
		Class test Unit:4	24	Construction of a full adder circuit using XOR and NAND
				gates and verify its operation
		Revision		Verification of truth table for IC flip-flops (At least one IC
	19		25	each of D latch, D flip-flop,
				JK flip-flops).
7	20	Revision	26	Verification of truth table for encoder and decoder ICs,
	21	Revision	27	Verification of truth table for IC flip-flops (At least one IC
	21		27	each of D latch, D flip-flop,
		D. Liter	29	JK flip-flops).
	22	Revision	28	Verification of truth table for encoder and decoder ICS,
	22	Revision	29	Verification of truth table for Mux and De Mux.
8	25	Revision	31	viva voce
	24	Revision	32	viva voce
	25	Revision	33	viva voce
	-	Revision	34	viva voce
9	26	Unit :5: 5.1	-	viva voce
		Sequential Circuits:	35	
		Half adder, Full		
		adder,		
	27	Mux, De-Mux.	36	viva voce
		Encoder and		
		Decoder.		
	28	Combinational		viva voce
		Circuits: Concept	37	
		of latch, Flip Flops		
		(S-R, D, J-K, T		

10	29	Basic		viva voce
		concept of shift	20	
		registers and	38	
		counters.		
		A/D and D/A		viva voce
		Converters: Basic		
	30	concept of A/D and	39	
		D/A converters,		
		Applications		
		Revision	40	viva voce
	21	Revision	41	viva voce
11	51	Revision	42	viva voce
11	32	Revision	43	viva voce
	33	Revision	44	viva voce
	34	Revision	45	viva voce
12	35	Revision	46	viva voce
12	36	Revision	47	viva voce
	50	Revision	48	viva voce
	37	Revision	49	viva voce
13		Revision	50	viva voce
15	38	Revision	51	viva voce
	39	Revision	52	viva voce
14	40	Revision	53	viva voce
	41	Revision	54	viva voce
	42	Revision	55	viva voce
		Revision	56	viva voce
15	43	Revision	57	viva voce
		Revision	58	viva voce
	44	Revision	59	viva voce
	45	Revision	60	viva voce